

Name Surname :

ID :


EE 213 Midterm Examination

- 1) **20P** Design a counter that counts between 0 and 8 continuously such that,
0,1,2,3,4,5,6,7,8,0,1,2,3,4,5,6,7,8,0,1,2,3...
- 2) **15P** Please make the operations given below and calculate the results in binary form
 - a) **8P** 67-78
 - b) **8P** 78-67
 - c) **4P** 67+78
- 3) **20P** Design a Full adder (Full adder adds 3 one bits) by using only NAND gates and INVERTERS.
- 4) **25P** Design a Full adder (Full adder adds 3 one bits) by using only DECODERS.
- 5) **20P** Design the circuit that implements the truth table given below

X	Y	Q(t)	Q(t+1)
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

23.11.17

EE 213 Midterm 2017-2018 SOLUTIONS



2)

1	0	0	0	0	1	1	(67)
1	0	0	1	1	1	0	(78)
0	1	1	1	1	0	1	(-67)
0	1	1	0	0	1	0	(-78)

a)

1	0	0	0	0	1	1	(67)	
+	0	1	1	0	0	1	0	(-78)
<hr/>							(5)	
1	1	1	0	1	0	1		

→ no carry, by 2nd complement =, 0 0 0 1 0 1
(-)
= -11 //

b) $1001110 (78)$

$+ 0111101 (-67)$ (5)

$\textcircled{1}0000011 \rightarrow$ no need to 2nd comp
 \hookrightarrow carry indicates (+)

$= 11 //$

3)

x	y	z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$S =$

	00	01	11	10
0			1	
1		1	1	1


$S = xz + xy + zy$ (10)

$C =$

	00	01	11	10
0		1		1
1	1		1	

$C = x\bar{y}\bar{z} + \bar{x}y\bar{z} + xyz + \bar{x}y\bar{z}$ (10)

4)




5)

$Q(t+1) =$

	00	01	11	10
0	1	1	1	1
1	1	1	1	1

$Q(t+1) = \bar{x}\bar{y} + \bar{y}Q(t) + yx$ (5)



Name Surname :

15.11.2018

ID

FALL 2018 – 2019 EE 213 MIDTERM QUESTIONS

Q1) Please implement 34-78 operation in binary form and only as it appears.


- a) 5p Using the 1'st complement form
- b) 5p Using the 2'nd complement form

Q2) $F = x' + xz' + yx$

for the given expression F, please write the expression for b) and draw the circuit for a)

- a) Using a decoder and any gate you want.
- b) Using only NOR gates (no inverter usage is permitted)

Q3) Please design the smallest and fastest possible circuit in black box on the figure given below, such that only displaying Floors 0,1 and 3 are needed. It will display nothing at floor 2.



Q4) Design a circuit such that you have a button to select one of the operations of multiplication or addition, then it takes two 1 bit operands to operate the selected operation on them. Let the circuit finally show the 1'st complement of the result.

2018-2019 Fall

4

EE 213

Solutions

$$1) \quad 34 = \begin{array}{cccccc} & 32 & & & 2 & \\ & 1 & 0 & 0 & 0 & 1 & 0 \end{array}$$

$$78 = \begin{array}{cccccc} 64 & & 8 & 4 & 2 & \\ 1 & 0 & 0 & 1 & 1 & 1 & 0 \end{array}$$

$$-78 = \begin{array}{cccccc} 0 & 1 & 1 & 0 & 0 & 0 & 1 \end{array} \text{ 1'st}$$

$$+ \begin{array}{cccccc} 0 & 1 & 1 & 0 & 0 & 1 & 0 \end{array} \text{ 2nd}$$

$$a) \quad \begin{array}{r} 100010 \\ + 110001 \\ \hline \end{array}$$

$$\begin{array}{r} \textcircled{1}010011 \\ + \quad \quad \quad \rightarrow 1(-) \\ \hline 010100 \\ 101011 \\ + 32 \quad 8 \quad 4 \\ \hline 1001100 \\ \textcircled{32+8+4} = -4h \end{array}$$


2nd comp

$$b) \quad \begin{array}{r} 100010 \\ + 110010 \\ \hline \textcircled{1}010100 \text{ 2nd com} \\ \hline 101011 \\ + \quad \quad \quad 1 \\ \hline \textcircled{101100} \\ \textcircled{32 \quad 8 \quad 4} \\ 4h \\ = -4h \end{array}$$

$$2) \quad F = x' + xz' + yz$$

$$a) \quad F = x'(yz' + yz + yz' + yz) + x(yz' + yz) + xz(yz' + yz)$$

$$= \underbrace{xyz'}_{m_0} + \underbrace{xy\bar{z}}_{m_1} + \underbrace{x\bar{y}z}_{m_2} + \underbrace{x\bar{y}\bar{z}}_{m_3} + \underbrace{xyz}_{m_4} + \underbrace{xy\bar{z}}_{m_5} + \underbrace{x\bar{y}z}_{m_6} + \underbrace{xyz}_{m_7}$$



$$b) \quad F = (x' + xz' + yz)' = (x \cdot (xz')' \cdot (yz)')'$$

$$= (x' \cdot (\bar{x} + z)' \cdot (\bar{y} + \bar{z}))'$$

$$= (x' + (\bar{x} + z)'' + (\bar{y} + \bar{z})'')'$$

11 ← added

3)

A	B	C	a	b	c	d	e	f	g
0	0	0	1	1	1	1	1	1	0
0	0	1	0	0	1	1	0	0	0
0	1	0	0	0	0	0	0	0	0
0	1	1	0	1	1	1	1	0	1
1	0	0	x	x	x	x	x	x	x
1	0	1	x	x	x	x	x	x	x
1	1	0	x	x	x	x	x	x	x
1	1	1	x	x	x	x	x	x	x

a ⇒

A	B	C	00	01	11	10
0	1	0	0	0	0	0
1	x	x	x	x	x	x

b ⇒

A	B	C	00	01	11	10
0	1	0	1	0	1	0
1	x	x	x	x	x	x

c ⇒

A	B	C	00	01	11	10
0	1	1	1	1	1	0
1	x	x	x	x	x	x

d ⇒

A	B	C	00	01	11	10
0	1	1	1	1	1	0
1	x	x	x	x	x	x

e ⇒

A	B	C	00	01	11	10
0	1	0	1	0	1	0
1	x	x	x	x	x	x

f ⇒

A	B	C	00	01	11	10
0	1	0	1	0	1	0
1	x	x	x	x	x	x

g ⇒

A	B	C	00	01	11	10
0	0	0	1	0	1	0
1	x	x	x	x	x	x

$$\begin{aligned}
 a &= \bar{B}\bar{C} \\
 b &= \bar{B}\bar{C} + BC \\
 c &= \bar{B} + C \\
 d &= \bar{B} + C \\
 e &= \bar{B}\bar{C} + BC \\
 f &= \bar{B}\bar{C} \\
 g &= BC
 \end{aligned}
 \left. \begin{array}{l} \\ \\ \\ \\ \\ \\ \end{array} \right\} \begin{array}{l} a = f \\ b = e \\ c = d \end{array}$$


4)

S	I _{N1}	I _{N2}	Q ₂	Q ₁
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	0
1	0	1	0	0
1	1	0	0	0
1	1	1	0	1

$$Q_2 = \bar{S} I_{N1} I_{N2}$$

Q₁ ⇒

S	I _{N1}	I _{N2}	00	01	11	10
0	1	0	1	0	1	0
1	x	x	x	x	x	x



$$= \sum m_1, m_2$$

17.11.2020

EE 213 DIGITAL DESIGN

2020-2021

MIDTERM EXAMINATION

- 1) **25p** Please convert the expression $F = x'y + yz' + z + x'yz$ to minterm representation.
- 2) **25p** Please implement the simplest SOP implementation of the same expression $F = x'y + yz' + z + x'yz$ using only NAND Gates.
- 3) **30p** Design a circuit that implements the same function $F = x'y + yz' + z + x'yz$ using a single multiplexer.
- 4) Calculate the given operations in binary form. (All calculations will be done in binary form)
 - a) **7p** 23-37
 - b) **7p** 30-28
 - c) **6p** 35+43

17.11.2020


EE 213
2020-2021
FALL MIDTERM
SOLUTIONS

1) $F = x'y(z+z') + (x+x')yz' + (x'y + x'y' + x'y + x'y)z + x'y'z$
 $F = x'y'z + x'y'z' + x'yz' + x'yz + x'y'z + x'y'z + x'yz + x'y'z$
 $+ x'yz + x'y'z$

$F = \sum(3, 2, 6, 2, 1, 3, 5, 7, 3) = \sum($
 $= \sum(1, 2, 3, 5, 6, 7)$

2) $x \backslash yz$
 $F = \begin{array}{c|ccc} & 00 & 01 & 11 & 10 \\ \hline 0 & 0 & 1 & 1 & 1 \\ 1 & 0 & 1 & 1 & 1 \end{array}$


$F = y + z + y$



$F = (y \cdot y)' \cdot (z \cdot z)'$

3)

x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



4) $\begin{array}{c|ccccc} & 0 & 1 & 0 & 1 & 1 & 1 \\ \hline 1 & 0 & 0 & 1 & 0 & 1 & () \end{array}$

$$\begin{array}{r}
 4) a) \begin{array}{r} 010111 (23) \\ 100101 (37) \end{array} \Rightarrow \begin{array}{r} 010111 (23) \\ \underline{- 2's\ comp} \quad 011011 (-37) \\ 110010 \\ \rightarrow - (01110) \end{array} \quad \begin{array}{l} \text{2's comp} \\ \text{2's comp} \end{array}
 \end{array}$$

$$\begin{array}{r}
 b) \begin{array}{r} 11110 (30) \\ 11100 (28) \end{array} \Rightarrow \begin{array}{r} \boxed{-14} \\ 11110 \\ \underline{- 2's\ comp} \quad 00100 \\ *00010 \\ \rightarrow \text{overflow ignored and positive} \end{array}
 \end{array}$$

$$\begin{array}{r}
 c) \begin{array}{r} 100011 (35) \\ 101011 (43) \\ + \\ 1001110 \end{array} \\
 \hline
 1001110 \\
 (2^6 + 2^5 + 2^4 + 2^3 + 2^2 + 2^1 + 2^0) = +78
 \end{array}$$

Name Surname :
Duration : 60 mins.


ID :

25.11.2021

EE 213 Digital Design
2021 – 2022
MIDTERM EXAM

Q1) 30 p. Write the decimal number 498 in ;

- a) Binary form
- b) Octal form
- c) Binary coded decimal form
- d) Calculate 498-500 in binary form



Q2) 30 p Draw a 5 bits adder/subtractor circuit.

Q3) 40 p Assume we have a building that has 8 floors ; and a seven segment (given above) will be used to display the floor number on the display. Please find the MOST SIMPLIFIED ONLY NAND circuit expression for LED “b” . Show all steps

SOLUTIONS

Name Surname : SOLUTIONS
Duration : 60 mins.

ID: 27.11.2021 25.11.2021

EE 213 Digital Design
2021 - 2022
MIDTERM EXAM

Q1) 30 p. Write the decimal number 498 in ;

- a) Binary form
- b) Octal form
- c) Binary coded decimal form
- d) Calculate 498-500 in binary form

a
f b
g
e c
d

Q2) 30 p Draw a 5 bits adder/subtractor circuit.

Q3) 40 p Assume we have a building that has 8 floors ; and a seven segment (given above) will be used to display the floor number on the display. Please find the MOST SIMPLIFIED ONLY NAND circuit expression for LED "b" . Show all steps

SOLUTIONS

$$1) a) (498)_{10} \Rightarrow \underline{1} \underline{1} \underline{1} \underline{1} \underline{1} \underline{0} \underline{0} \underline{1} \underline{0}$$

$$498 = 256 + 128 + 64 + 32 + 16 + 2$$

$$2^8 + 2^7 + 2^6 + 2^5 + 2^4 + 2^1$$

$$b) (498)_{10} = (762)_8$$

$$c) 4 \quad 9 \quad 8 = \boxed{\begin{array}{|c|c|c|} \hline 0100 & 1001 & 1000 \\ \hline \end{array}}$$


4 9 8

$$d) 498 - 500 = 498 + (-500)$$

$$\begin{array}{r} 111110010 \quad \leftarrow 498 \\ 111110100 \quad \leftarrow 500 \\ \hline 000001100 \quad \leftarrow -500 \end{array}$$

2's comp. (

$$\begin{array}{r} 111110010 \quad 498 \\ + 000001100 \quad + -500 \\ \hline ① 11111110 \quad \leftarrow 2's \text{ comp} \\ \rightarrow \text{① } 00000010 \end{array}$$



3)

A	B	C	D	a	b	c	d	e	f	g
0	0	0	0		1					
0	0	0	1		1					
0	0	1	0		1					
0	0	1	1		1					
0	1	0	0		1					
0	1	0	1	0						
0	1	1	0	0						
0	1	1	1	1						
1	0	0	0	1						
1	0	0	1	x						
1	0	1	0	x						
1	0	1	1	x						
1	1	0	0	x						
1	1	0	1	x						
1	1	1	0	x						
1	1	1	1	x						

$\begin{array}{c} a \\ f | g \\ e | d | c \end{array}$

0	1
1	1
2	1
3	1
4	1
5	1
6	1
7	1
8	1

b =

AB \ CD	00	01	11	10
00	1	1	1	1
01	1	0	1	0
11	x	x	x	x
10	1	x	x	x

we want have this for
 $\uparrow 4 = 1$

$$b = \bar{c}\bar{b} + cD + \bar{B}$$

$$b = ((\bar{c}\bar{b})' \cdot (cD)') + (B \cdot B)'$$

where $\rightarrow \equiv \neg$

Name Surname : SOLUTIONS

ID

EE 213 LAB Exam

10.01.2022

- 1) Please draw the state diagram of a 3 bits counter such that it will give the outputs of one period in 20 seconds, and shows exactly one period on the screen.
- 2) To see the outputs exactly as above what value should the clock on time be adjusted to ?
- 3) To see the outputs exactly as above what value should the clock off time be adjusted to ?

EE 213 FINAL EXAM


- 1) Draw the circuit for $Q(t+1) = Q(t) + A(t-1) \cdot C(t) + Q(t-2)$
- 2) Draw the state diagram of a 3 bits up/down counter.
- 3) Design a 4x16 decoder using four 2x4 Decoder

--No extra paper will be delivered, please use front and back sides of this page--

--No extra paper will be delivered, please use front and back sides of this page--

LAB SOLUTIONS

1)



2) Using 3 bits we will have

8 numbers in max 20 secs

1 period of rising clock edges

must be $\frac{20}{8} = 2.5$ secs

Clock on time = $\frac{1.25}{2}$ secs

3) clock off time = $\frac{1.25}{2}$ secs

FINAL SOLUTIONS

1)

