


EE 213 FINAL EXAM

2017- 2018

Q1) (30p) Write the expression of the point F for the given circuit below.




Q2) (25p) Design a 8x8 RAM and declare the necessary input, selections, control bits etc... on your design such that it will write the value of 243 to the address of "123".

Q3) Design the Circuit for $F = \sum(1,3,7,8,10)$

- a) **(15p)** By using only one multiplexer
- b) **(10p)** By using only one decoder

Q4) (20p) Write the unsimplified expression for the given Complementary Metal Oxide Semiconductor (CMOS) circuit below.






EE 213 FINAL

SOLUTIONS

1) $F = Q(t) = \frac{(t-1)}{(t-2)} \cdot \frac{(t-1)}{(t-1)} \cdot \frac{(t-1)}{(t-1)}$

2) inputs (243)



$$4) \quad \underline{[(A+B) \cdot D] + C} \cdot A = F$$

Name Surname :

ID :

EE 213 Digital Design

FINAL EXAM

- 1) *Design the circuit for $Q(t+1) = Q(t-1) + Q(t)$*
- 2) *Design a counter that counts as 0,1,4,2,5,6, 0,1,4,2,5,6, ...*
- 3) *Design a circuit that implements $F = xy + yz + xz$ by using a multiplexer*
- 4) *Design a 5x 32 multiplexer by using four 3x 8 multiplexer.*


Name Surname : SOLUTIONS

ID :

EE 213 Digital Design

FINAL EXAM

- 1) Design the circuit for $Q(t+1) = Q(t-1) + Q(t)$
- 2) Design a counter that counts as 0,1,4,2,5,6, 0,1,4,2,5,6, ...
- 3) Design a circuit that implements $F = xy + yz + xz$ by using a multiplexer
- 4) Design a 5x 32 multiplexer by using four 3x 8 multiplexer.




2)


y	z	t	y	z	T
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	1	0	0
0	1	1	1	0	1
1	0	0	1	1	0
1	0	1	x	x	x
1	1	0	x	x	x
1	1	1	x	x	x
0	0	0	x	x	x
0	0	1	x	x	x
0	1	0	x	x	x
0	1	1	x	x	x
1	0	0	x	x	x
1	0	1	x	x	x
1	1	0	x	x	x
1	1	1	x	x	x

(Reset)


10



$y = y + z$




$z = y$




$T = t$

Name S





B)

- 1)
- 2)
- 3)
- 4)



3)

$$f = xy + yz + xz = xy\bar{z} + x\bar{y}z + \bar{x}yz + x\bar{y}\bar{z} + x\bar{y}z + x\bar{y}\bar{z} + x\bar{y}z + x\bar{y}\bar{z} = \sum (m_6, m_3, m_7, m_5)$$



$$= \theta_A' \cdot \theta_C'$$

Name Surname :

11.12.2021

Student ID :

2020-2021

FALL

EE 213 FINAL EXAM

Q1) a) 34p Please design and DRAW the circuit of output for the REDUCED state table (if it is reducible) form of the given state table given below.

Present State	Next State (input=0)	Next State (input=1)	Output (input=0)	Output (input=1)
00	11	10	01	01
01	01	10	11	11
10	10	01	00	10
11	01	10	11	11

Q2) 33 p Please design a circuit that has a red led and a blue led and simulates a police light (i.e : The red led turns on and off periodically and it gives light when the blue one doesn't, then it turns off when the blue one turns on.)

Q3) 33 p Design a counter that counts upto 3 and back down to 0 such as ; 0,1,2,3,2,1,0,1,2,3,2,1,0...

Name Surname : SOLUTIONS

11.12.2021

Student ID :

2020-2021

FALL

EE 213 FINAL EXAM

Q1) a) 34p Please design and DRAW the circuit of output for the REDUCED state table (if it is reducible) form of the given state table given below.

	Present State	Next State (input=0)	Next State (input=1)	Output (input=0)	Output (input=1)
0	00	11 01	10	01 00	01 00
1	01	01	10	11 01	11 01
2	10	10	01 00	00	10
3	11	01	10	11	11

Q2) 33 p Please design a circuit that has a red led and a blue led and simulates a police light (i.e : The red led turns on and off periodically and it gives light when the blue one doesn't, then it turns off when the blue one turns on.)

Q3) 33 p Design a counter that counts upto 3 and back down to 0 such as ; 0,1,2,3,2,1,0,1,2,3,2,1,0...


SOLUTIONS

1) line 1 and 3 are same, line 3 will be cancelled and all 11's will be 01 on remaining ports
Then, line 0 and 1 become same and line 1 will be cancelled, and all 01's will be 00 on remaining ports, new state table becomes

PS	NS I=0	NS I=1	Out I=0	Out I=1
00	01	10	00	00
10	10	00	00	10

Extending it;

PS-I $a_1 a_0$	NS $D_1 D_0$	Out $A_1 A_0$
00 0	01 0	00
00 1	10 0	00
01 0	xx	xx
01 1	xx	xx
10 0	10 0	00
10 1	00	10
11 0	xx	xx
11 1	xx	xx



$$D_0 = \phi(t+1)$$

$$D_1 = \phi_1(t+1)$$

for output bits

$A_0 \Rightarrow$

a_1	$a_0 I$	00	01	11	10
0	0	0	0	x	x
1	0	0	0	x	x

$$A_0 = 0$$

$D_1 \Rightarrow$

a_1	$a_0 I$	00	01	11	10
0	0	0	1	x	x
1	1	1	0	x	x

$A_1 \Rightarrow$

a_1	$a_0 I$	00	01	11	10
0	0	0	0	x	x
1	0	1	1	x	x


$$A_1 = a_0 I$$



$D_0 \Rightarrow$

a_1	$a_0 I$	00	01	11	10
0	0	1	0	x	x
1	0	0	0	x	x

$$D_0 = \bar{a}_1 \bar{I}$$

$$D_1 = \bar{a}_1 I + a_1 \bar{I}$$





Name Surname : SOLUTIONS

ID

EE 213 LAB Exam

10.01.2022

- 1) Please draw the state diagram of a 3 bits counter such that it will give the outputs of one period in 20 seconds, and shows exactly one period on the screen.
- 2) To see the outputs exactly as above what value should the clock on time be adjusted to ?
- 3) To see the outputs exactly as above what value should the clock off time be adjusted to ?

EE 213 FINAL EXAM


- 1) Draw the circuit for $Q(t+1) = Q(t) + A(t-1) \cdot C(t) + Q(t-2)$
- 2) Draw the state diagram of a 3 bits up/down counter.
- 3) Design a 4x16 decoder using four 2x4 Decoder

--No extra paper will be delivered, please use front and back sides of this page--

--No extra paper will be delivered, please use front and back sides of this page--

LAB SOLUTIONS

1)



2) Using 3 bits we will have

8 numbers in max 20 secs

1 period of rising clock edges

must be $\frac{20}{8} = 2.5$ secs

Clock on time = $\frac{1.25}{2}$ secs

3) clock off time = $\frac{1.25}{2}$ secs

FINAL SOLUTIONS

1)

