


# Finite state machines: (Sequential Digital Circuits)




\* In combinational logic circuits (C.L), we have inputs, output, gates.

Ex: (C-L)

Design a C-L circuit that outputs a "1" when the value of the inputs  $ABC > 5$  in decimal.  
 (A is the most significant bit (MSB), C is the least significant bit (LSB))

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1




\* independent from C.

## STEPS (for prev. ex.)

- Draw table
- K-map
- Simplify function
- Draw the circuit

Ex: Assert output whenever input bit stream has odd # of 1's.



## STEPS


- 1) Understand the problem
- 2) Draw the state diagram
- 3) Construct the transition table  
↳ state
- 4) Simplify the table
- 5) Draw the circuit

Answer:

2) State Diagram

State:

output value




3) State Transition Table: output determined according to the P.S

Present State (P.S)	Input (x)	Next State (N.S)	Output
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	1

↑  
Determined at the P.S.

4)





Assume D-FF Implementation

PS $\Rightarrow$ D <sub>1</sub>	X	NS $\Rightarrow$ Q <sub>1</sub>
0	0	0
0	1	1
1	0	1
1	1	0

$$Q_1 = D_1 \oplus X$$

↓  
XOR



Ex: Design of vending machine.


- Deliver a package of gum after 1.5 €
- Single coin slot
- 1 € and 0.5 €
- No change (geri verme yet)



Lab. Question Answer:

Her 3'de 1 yopacak sonra 0.




Diagram:




00 → No one  
 01 → first one  
 10 → Second one  
 11 → Third one

Step 3: State transition Table


P.S Q <sub>1</sub> Q <sub>0</sub>	Input X	N.S Q <sub>1</sub> Q <sub>0</sub>	Output Z
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	0 0	0
0 1	1	1 0	0
1 0	0	0 0	0
1 0	1	1 1	0
1 1	0	0 0	1
1 1	1	0 0	1




Circuit Implementation:



# Vending machine



$\downarrow TL = 0$   
 $0.5TL = N$





P.S $a_1 a_0$	Inputs D N	N.S $\textcircled{D_1} D_0$	Outputs
0 0	0 0	0 0	0
	0 1	0 1	0
	1 0	1 0	0
	1 1	X X	
0 1	0 0	0 1	0
	0 1	1 0	0
	1 0	1 1	0
	1 1	X X	X

$a_1 a_0$	D N	$D_1 D_0$	Outputs
1 0	0 0	1 0	0
	0 1	1 1	0
	1 0	1 1	0
	1 1	X X	X
$\bar{1}$	$\textcircled{0}$ 0	1 1	1
	0 1	1 1	1
	1 0	1 1	1
	1 1	X X	X

$$D_1 = a_1 + D + a_0 N$$


$$D_0 = N \bar{a}_0 + a_0 \bar{N} + a_1 N + a_1 D$$

$$\text{Output} = a_1 a_0$$




CH: 6  
REGISTERS & COUNTERS


Counters: circuit that follows the binary number sequence.



Ripple Counter:


Using TFF:






NOT: If we use (+) edge TFF's, then we obtain down counters.

Also note that DFF if you connect




Ex: Design a counter circuit that waits for 8 seconds and outputs a "1".

Ans: Use the TFF counter as before.



Question: what if we want to make it count to a certain number?

Then, one possible solution is to use FF's with reset such as,



whenever reset=0,  $Q_1=0$  immediately.


Reset (if it's zero, outputs are zero)

Ex: Design a ripple counter that counts to decimal 5.


Ans:

$$5 = 101$$

000, 001, 010, 011, 100, 101, 000



⚠️ Ripple counters are problematic in the way that they generate delays.





The remedy is to use


### Synchronous Counters:

We can use the first design techniques for synchronous counter design.

Ex: Design a sync counter that counts, 000, 001, 010, 011, 100, 101, 000...


Ans:

State Diagram: (No input)




count from 0 to 5.

$\theta_2 \theta_1 \theta_0$ P.S	$D_2 D_1 D_0$ N.S	Output
000	001	0
001	010	0
010	011	0
011	100	0
100	101	0
101	000	1
011	111	0
111	000	0



# MEMORY & REGISTERS

Register: 1 bit storage device (FF)





RAM:

Definitions:

Words = binary information in groups.

Byte: Groups of 8 bits.





Address  $\rightarrow 0 - 2^k - 1$  where  $k$  is # of address lines

Ex: How many bits does A memory with 1K words of 16 bits each can support?

Ans:


$$1K = 1024 = 2^{10}$$

Since each word contains 16 bit = 2 bytes

$$\Rightarrow 1K \times 2 = 2K = 2048 \text{ bytes}$$

### Internal Construction of RAM:

RAM with  $m$  words and  $n$  bits per word consists of  $m \times n$  binary storage cells. (bisc)




\* Whatever input is,  $S$  will be same. if input=1,  $S=1$

\* Whatever complement is,  $R$  becomes same in writing mode.

S R 00

NO CHANGE

We can also show it as,



\* BC stores a bit

select = 0 , output = 0

When select = 1 , R/W mode is enabled

↳ If R/W = 0:

write is performed

↳ If R/W = 1:


Read is performed.

In reading mode, latched, does not change.


(The data inside BC, is latched)

Ex: Design a 4x4 RAM


each word contains 4 bits.




Ans:



# Read Only Memory (ROM)



Ex: Design a  $4 \times 4$  ROM and store 0010, 0111, 0110, 1110.



\* In ROM, once you write, you can't change it

— ROM is not erasible (silinebilir). The data is permanent  
The read speed is fast.

— RAM is erasible, R/W is possible. The read/write speed is slower than ROM.

— If we modify a ROM to be erasible, This is called EPROM

To erase EPROM, one needs to put it on UV light.

— There is also a 2<sup>nd</sup> type of erasible ROM.

EEPROM or E<sup>2</sup>PROM (transistors, switches...)


The difference from EPROM is that instead of using UV light to erase the memory, we use electrical signals?

RAM: All these RAM and ROM are semiconductor memories by electronic devices.


Non-volatile memory: when the power is off, the data remains inside the memory.

Other non-volatile memories:

1) Hard-disk: magnetic field based operation.




2) CD-ROM, DVD-ROM: optical waves are used.



!! PERMANENT

# PLD's: Programmable Logic Devices:


## PLA: Programmable Logic Array:



## SPLD: Sequential Prog. Logic Devices:

Inputs:



microcell:





# FPGA: field Programmable Gate Array

↓  
Electric Field



## Digital Integrated Circuits:

IC Digital Logic Families:

DTL - Diode - Transistor Logic

TTL - Transistor - Transistor Logic

MOS - metal - oxide Semiconductor

CMOS - Complementary metal-oxide Semiconductor

RTL, ECL, ...



## Special Characteristics:

### 1-) Fan-out :

max. number of gates that can be connected to a single gate.

$$\text{fanout} = \frac{|I_{OH}|}{|I_{IH}|} = \frac{|I_{OL}|}{|I_{IL}|}$$

output high      output low  
input high      input low



Ex: Given,  $I_{OH} = 400 \mu A$ ,  $I_{IH} = 40 \mu A$ ,  $I_{OL} = 16 mA$ ,  
 $I_{IL} = 1.6 mA$ . Find the fan-out.

$$F.O = \frac{400 \mu A}{40 \mu A} \frac{16 mA}{1.6 mA} = 10$$


Power Dissipation:

$$I_{CC} (avg) = \frac{I_{CCH} + I_{CCL}}{2}$$

where  $I_{CL}$  = current

$$\text{Power Consumption} = P_D (avg) = I_{CC} (avg) \times V_{CC}$$

Ex: Find the ave power dissipation of a standard TTL NAND gate that uses a supply voltage of 5V.




$$I_{CCL} = 3 mA$$

$$I_{CCH} = 1 mA$$

$$P_{avg} = \frac{(3+1) mA \cdot (5V)}{2} = 10 mW$$

# Bipolar Transistor Characteristics:


Transistor is an electronic device:



n: negative charged semiconductor

p: positive " "

Symbol:



$I_B > 0 \rightarrow$  Transistor is ON.



$$I_E = I_B + I_C$$

But  $I_C = \beta \cdot I_B$ , where  $\beta = \beta_{DC}$  of the transistor, typically 100 or greater

Therefore,  $I_E = I_B + \beta I_B \approx \beta I_B$


$$I_E \approx I_C$$

when  $I_B = 0$ ,  $I_C = 0$  means that transistor is OFF.




# RTL Circuits:

## RTL NOR Gate:




A	B	C	$(A+B+C)'$
0	0	0	1
0	0	1	0
0	1	0	0
1	1	1	0


When any of the inputs = 1  
Then;




## RTL NAND Gate:



When  $A=B=C="1"$   
All trans are ON.





If any input is "0",  $Y=1$   
say  $A=0$ ;



EX: Implement  $F = A \cdot B$  by using RTL logic

The AND gate is:



(RTL imp. of AND gate)


In computer architecture, CMOS logic is used, mostly because of low power consumption and fast switching.

CMOS Logic:

Complementary MOSFET Transistor Logic


MOSFET:

Metal Oxide Substrate field Effect Transistor



Threshold voltage  $\approx 1V$


The Symbol:




$V_{DS} < V_{+}$   
Trans is OFF!

$V_{DS} > V_{+}$   
Trans is ON!


Transistor is ON:




Transistor is OFF:



There is also; Pmos;



The symbol is;




CMOS = NMOS + PMOS

$V_{DS} > V_{+}$   
Trans is ON!

$V_{DS} < V_{+}$   
Trans is OFF!

Ex: Implement an inverter using CMOS logic

Ans:




when  $A = 0 = 0V$




$V_{DS} = V_D - V_S = 0 - 0 = 0V$   
 $0V < V_{+} = 1V$ , Then  $M_1$  is OFF.

when  $A = 0$




$V_{SG} = V_S - V_G$   
 $= 5 - 0 = 5V > V_{+} \Rightarrow M_2$  is ON

so when  $A = 0$ ,



when  $A=1$ ,  $\Theta_1$  is ON,  $\Theta_2$  is OFF.

and



Thus,

A	Y
0	1
1	0

EX: Build an  $F = A \oplus B$  by using a CMOS Logic.  
(Assume complemented inputs are available)

Ans:

$$F = A \oplus B = \underbrace{AB'}_{\text{serial}} + \underbrace{A'B}_{\text{parallel}}$$

